



# SKA SP CoDR: GSA Correlator Concept

B. Carlson, 15.04.11

# Outline



- Phase-II requirements.
- GSA overview.
- F-part.
- F-to-X data transport.
- X-part; baseline ASIC.
- Visibility-based addressing; gridding.
- System layout.
- Phase-I.
- Way-forward.

# Phase-II Requirements



- DAAs, SAAs: 250 stations, ~1000 beams, 300-400 MHz/pol'n.
- PAF: ~2000 antennas, ~30 beams, ~700 MHz/pol'n/beam.
- WBSPF: ~3000 antennas, 1 beam, 1-n GHz/pol'n.
- ~100 kchannels/baseline/beam, possibly more at narrower bandwidths.

# GSA Overview




- “Giant” Systolic Array.
- Physical layout to try to minimize cabling (fibers+transceivers) in the correlator, and allow for very large correlator array.
- No monolithic corner-turner required.
- Use existing and emerging technologies.
- Holistic approach—consider correlator to image processor data transport, and image processor requirements. Baseline-based integration to try to minimize bandwidth to image processors. Possibly subsume some image processing in correlator.
- Technology improvements will, of course, shrink the size of the correlator, reduce power etc.

## F-part



- No detail described in CoDR document.
- Well established poly-phase FFT filter bank approach. Any correlator implementation requires this.  $O(N)$
- Distributed partial corner turner to facilitate single-link point-to-point fiber routing to X-part.

# F-part




# F-to-X Data Transport



- Single link, point-to-point.
  - F-part of the correlator *could* be somewhere else...
- Might use short-range, high-density fiber connections; SNAP12 with F-end multi-fiber breakout?
  - Details TBD.
- Each fiber has single “insertion point” into the correlator.

# X-part






# X-part




- Mount boards horizontally.
- Establish nearest neighbour connections with printed wiring “patch boards”.  
Easy+fast to install, reliable, low-cost. Cu interconnects, no fiber+transceivers.
- Problems?
  - Higher precision rack mechanics.
  - How to cool?

# X-part



# X-part




# X-part




- Correlator board:
  - ~8x8 array of ASICs. Use ASICs with on-chip eDRAM for low power, minimal I/O connections for yield and reliability.
    - Larger/fewer chips might save power.
  - use SERDES for all I/O (minimal solder contacts).
  - Make as simple as possible to maximize production yield and reliability.

# X-part




Exploring the Universe with the world's largest radio telescope



# X-part



# X-part



OXT connector




# X-part



- “X421” baseline ASIC concept.
  - 1024 baseline, 4+4-bit, 2048 channel/product, 75 MHz/pol’n.
  - Baseline-based integration.
  - Baseline u,v,w calculation + “INFO” to provide image processors with required information for r.t. imaging.
  - Per-channel data valid flagging/counting for temporal per-channel RFI excision.
  - I2C for minimal M&C I/O.
  - Internal clock rate, 312.5 MHz...could be more ambitious.
  - Design to allow for use in SAA, DAA single-board all ants correlation.
  - 8 ants multiplexed onto each 10G link.



# X-part




# X-part




- Better board design to allow for SAA, DAA single-board band/slice correlations.
- 9x8 chips...if ASIC design can split into 2  $\Delta$ 's, then 8x8 chips.
- Allows adjacent band/slice correlators to share boards...saves boards.

# X-part



# X-part



# X-part





- Of course, with more ants per 10G, and/or larger ASIC capacity, the *need* for horizontal board mounting disappears at some point, as all boards for a band/slice can fit in one crate.

# VBA




- VBA—Visibility-Based Addressing.
- Try to get the correlator to “collate” data so each image processor (gridder) gets only the data it needs.
  - ASIC calculates baseline visibilities, includes in output frame.
  - Route packets within correlator nearest-neighbour network.
  - Point-to-point correlator to gridding CPU connections...no worries about switch packet collisions/bottlenecks.

# VBA



# VBA





1	2	3	4	5	6	7	8	9
10	11	12	13	14	15	16	17	18
19	20	21	22	23	24	25	26	27
28	29	30	31	32	33	34	35	36
37	38	39	40	41	42	43	44	45
46	47	48	49	50	51	52	53	54
55	56	57	58	59	60	61	62	63
64	65	66	67	68	69	70	71	72
73	74	75	76	77	78	79	80	81





# VBA




# VBA



- Still a lot of data and fiber connections coming out of the correlator!
- Possibly subsume the gridding CPUs into the correlator, to minimize correlator output bandwidth.
  - Low-power high-performance CPUs...possibly tailored just for gridding?

# VBA



# System Layout



~34 x 22 m  
Not F-part, but includes embedded gridding CPUs.  
Cost: ~\$200M  
Power: ~7.8 MW.

# Phase-I



- Tiny in comparison to full SKA (for dishes, anyway).
- GSA not good fit...see CoDR doc.
- Probably better to use FPGA boards.
- We are developing the “**Kermode**” ATCA 8 TMAC/s multi-FPGA card, which could be used as follows (assume 8-bit sampling, 4+4b correlation):

# Phase-I



- Dishes (1 GHz/pol'n, 250 elements).
  - 800 MHz/pol'n, 2, possibly 3 crates.
  - Next gen (“**Kermode-2**”): 1 GHz/pol'n, 1 crate.
- SAAs (380 MHz/pol'n, 50 elements, 480 beams).
  - 60 crates (30 racks); 8 beams, 64 stations/crate.
- SAA beamformer (700 analog-BF-elements)
  - 3 crates—FFT+XConnect + 4-6 crates for BF.

# Way forward



- What we do regarding Phase-II depends on funding/implementation timeline.
- CoDR doc has Gantt chart if it were actually a project...
- But if we did something now, here's how it might go leading up to the PDR...



# Way forward



- X421 ASIC design study.
  - Provides baseline numbers in ~2018 technology.
- Rack mechanics/thermodynamics design.
- Correlator board preliminary layout, SI-eye modelling/testing.
- Correlator-to-gridder algorithm dev+test.
  - iterate with I.P. types.

# Way forward



- Reliability+yield study.
- Construct X-part demonstrator board, possibly with FPGAs.
- F-part preliminary design.
- F-to-X preliminary design.
- M&C preliminary design.
- CBF preliminary design.
- Total risk and cost analysis.

# Summary



- Physical layout to try to minimize cabling...P2P F-X fiber.
- No monolithic corner-turner.
- Use existing and emerging technologies. ASIC for low power.
- Holistic approach—VBA. Possibly subsume some image processing in correlator.
- Phase-I: not good match...FPGA boards instead.
- Way forward.