Radio-astronomical imaging with HIP

Stefano Corda

stefano.corda@epfl.ch

In collaboration with:

Bram Veenboer

04-10-2022

Swiss SKA Days, Lugano









Square Kilometre Array Challenge

SKA (Square Kilometre Array) requirements (per Science Data Processor (SDP) site):

■ ~ 260 PFlop/s

■ ~ 157 TB/s

•~5 MW

SKA1 LOW - the SKA's low-frequency instrument Total raw data output: The Square Kilometre Array (SKA) will be the world's largest radio telescope, revolutionising our understanding of the Universe. The SKA will be built in two phases - SKA1 and SKA2 -**157** terabytes starting in 2018, with SKA1 representing a fraction of the full SKA. SKA1 will include two instruments - SKA1 MID and SKA1 LOW - observing the Universe at different frequencies. per second 4.9 zettabytes per year SKA1 LOW Frequency range: **50 MHz** to ~130,000 **350 MHz** antennas spread betweer 500 stations Location: Australia Total collecting area: Enough to fill up the estimated **0.4**km² 35,000 DVDs global internet Maximum distance traffic in 2015 between stations: every second (source: Cisco) 65km Compared to LOFAR Netherlands, the current

https://netherlands.skatelescope.org/2016/11/03/ogen-gericht-op-de-toekomst-tijdens-staatsbezoek-australie/

B. Veenboer et al., "Image-Domain Gridding on Graphics Processors" IPDPS 2017

the survey

speed

best similar instrument in the world

better

resolution

more

Hardware trend



A. Manconi et al. "G-CNV: A GPU-based tool for preparing data to detect CNVs with readdepth methods", Frontiers in Bioengineering and Biotechnology 2015

CPU

Hardware trend



- Accelerators (GPUs and FPGAs) achieve better performance and energy efficiency than CPUs.
- Interesting competition in the GPU market (AMD vs NVIDIA).
- AMD systems are in the first positions of TOP500 and Green500 (ISC 22).

CPU



GPU

A. Manconi et al. "G-CNV: A GPU-based tool for preparing data to detect CNVs with readdepth methods", Frontiers in Bioengineering and Biotechnology 2015



Portability: code is compiled with NVIDIA or AMD compilers.



- **Portability**: code is compiled with NVIDIA or AMD compilers.
- **Programmability**: semantic is similar to CUDA (> 99%).
 - First attempt (industry partner from France):
 - Porting all CUDA code to HIP with Hipify
 - Fixed some compilation issues
 - Same performance on NVIDIA GPUs
 - Poor performance on AMD GPUs



- **Portability**: code is compiled with NVIDIA or AMD compilers.
- **Programmability**: semantic is similar to CUDA (> 99%).
 - First attempt (industry partner from France):
 - Porting all CUDA code to HIP with Hipify
 - Fixed some compilation issues
 - Same performance on NVIDIA GPUs
 - Poor performance on AMD GPUs

→Start again, port one kernel at a time



Interferometry



U. Rau et al., "Advances in Calibration and Imaging Techniques in Radio Interferometry", Proceedings of the IEEE 2009



S. Van der Tol et al., "Image Domain Gridding: a fast method for convolutional resampling of visibilities", A&A 2018

- A. R. Offringa et al., "An optimized algorithm for multiscale wideband deconvolution of radio astronomical images", MNRAS 2017
- S. Corda et al, "Near memory acceleration on high resolution radio astronomy imaging", MECO 2020
- S. Corda et al., "Reduced-precision acceleration of radio-astronomical imaging on reconfigurable hardware", IEEE ACCESS 2022



6

S. Van der Tol et al., "Image Domain Gridding: a fast method for convolutional resampling of visibilities", A&A 2018

- A. R. Offringa et al., "An optimized algorithm for multiscale wideband deconvolution of radio astronomical images", MNRAS 2017
- S. Corda et al, "Near memory acceleration on high resolution radio astronomy imaging", MECO 2020
- S. Corda et al., "Reduced-precision acceleration of radio-astronomical imaging on reconfigurable hardware", IEEE ACCESS 2022



S. Van der Tol et al., "Image Domain Gridding: a fast method for convolutional resampling of visibilities", A&A 2018

A. R. Offringa et al., "An optimized algorithm for multiscale wideband deconvolution of radio astronomical images", MNRAS 2017

S. Corda et al, "Near memory acceleration on high resolution radio astronomy imaging", MECO 2020

S. Corda et al., "Reduced-precision acceleration of radio-astronomical imaging on reconfigurable hardware", IEEE ACCESS 2022



S. Van der Tol et al., "Image Domain Gridding: a fast method for convolutional resampling of visibilities", A&A 2018

A. R. Offringa et al., "An optimized algorithm for multiscale wideband deconvolution of radio astronomical images", MNRAS 2017

S. Corda et al, "Near memory acceleration on high resolution radio astronomy imaging", MECO 2020

S. Corda et al., "Reduced-precision acceleration of radio-astronomical imaging on reconfigurable hardware", IEEE ACCESS 2022

Performance Metrics

The visibilities, which are correlations of station signals, contain information on amplitude and phase of the source.

- MVis/s: number of Mega Visibilities per second (throughput)
- MVis/J: number of Mega Visibilities per Joule (energy efficiency)

```
Input: visibilities, wavenumbers, uvw, uvw_offset, lmn
  Result: subgrids
1 subgrids \leftarrow 0;
2 for s = 1...S do
     for p = 1...NxN do
3
         complex < float > pixel[pol] \leftarrow 0;
4
         float \text{lmn}[3] \leftarrow \text{lmn}[p]
5
         float phase_offset (uvw_offsets, lmn)
6
         for t = 1...T do
7
             float phase_index (uvw, lmn)
8
             for c = 1...C do
9
                 float phase \leftarrow compute_phase(phase_index, phase_offset, wavenumbers)
10
                float phasor [2] \leftarrow cosisin(phase)
11
                for pol in polarizations do
12
                    complex<float> pixel[pol] += visibilities[t][c][pol] * phasor
13
     apply_aterm(subgrid);
14
     apply_taper(subgrid);
15
```

SM									
								L1 Instruc	
L0 Instruction Cache									
Warp Scheduler (32 thread/clk)									
Dispatch Unit (32 thread/clk)									
Register File (16,384 x 32-bit)									
INT32	INT32	FP32	FP32	FP	64				
INT32	INT32	FP32	FP32	FP	64				
INT32	INT32	FP32	FP32	FP	64				
INT32	INT32	FP32	FP32	FP64		TENSOR CORE			
INT32	INT32	FP32	FP32	FP	FP64		TENSOR CORE		
INT32	INT32	FP32	FP32	FP64					
INT32	INT32	FP32	FP32	FP64					
INT32	INT32	FP32	FP32	FP64					
LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU	

v2

NVIDIA A100 whitepaper

Input: visibilities, wavenumbers, uvw, uvw_offset, lmn **Result:** subgrids 1 subgrids $\leftarrow 0$; **2** for s = 1...S do for p = 1...NxN do 3 complex < float > pixel[pol] $\leftarrow 0$; 4 float $\text{lmn}[3] \leftarrow \text{lmn}[p]$ 5 float phase_offset (uvw_offsets, lmn) 6 for t = 1...T do 7 float phase_index (uvw, lmn) 8 for c = 1...C do 9 float phase (phase_index, phase_offset, wavenumbers) 10 float phasor [2] \leftarrow cosisin(phase) 11 for pol in polarizations do 12 complex<float> pixel[pol] += visibilities[t][c][pol] * phasor 13 apply_aterm(subgrid); 14 apply_taper(subgrid); 15



NVIDIA A100 whitepaper





v2



NVIDIA A100 whitepaper

AMD CNDA2 whitepaper

V100: CUDA vs HIP

- Marginal differences
- Certain optimization are better implemented by HIP and others by NVIDIA compiler



Performance (gridder)



CDNA2 shows good potential by exploiting FP32 packed instructions (v9)
Application code needs additional tuning to achieve better performance

Large 2D FFTs



Large 2D FFTs



Conclusions

- HIP provides equivalent performance for the IDG gridder/degridder on NVIDIA GPUs
- HIP provides "acceptable" performance portability to AMD GPUs
 - 1. Easier than maintaining both a CUDA and OpenCL codebase
 - 2. Additional tuning is needed to get closer to peak performance
- Recent AMD GPUs can achieve competitive performance if the application can be reshaped to support single-precision packed instructions
- We step on several issues running HIPFFT (performance on AMD and compatibility with NVIDIA).

Conclusions

- HIP provides equivalent performance for the IDG gridder/degridder on NVIDIA GPUs
- HIP provides "acceptable" performance portability to AMD GPUs
 - 1. Easier than maintaining both a CUDA and OpenCL codebase
 - 2. Additional tuning is needed to get closer to peak performance
- Recent AMD GPUs can achieve competitive performance if the application can be reshaped to support single-precision packed instructions
- We step on several issues running HIPFFT (performance on AMD and compatibility with NVIDIA).
- Next Steps:
 - Gridder/Degridder performance difference analysis and optimization
 - Discuss with AMD HIPFFT issues
 - Port CUDA production code with HIP
 - Co-design evaluation on several AMD/NVIDIA GPU generations

Radio-astronomical imaging on GPUs and FPGAs

Thanks!

Stefano Corda

stefano.corda@epfl.ch

04-10-2022

Swiss SKA Days 2022, Lugano







